Can you reverse engineer an ASIC?

The authors have created a reverse-engineering puzzle where participants must analyze the physical layout (GDS file) of a custom ASIC chip to recover its netlist, understand its functionality, and determine its intended output. Solvers need to extract the circuit logic from the chip's geometric description, simulate it, and find the correct output that triggers a success signal, with submissions due by September 4th, 2026.